IACR Transactions on Cryptographic Hardware and Embedded Systems
Home Journals Details

IACR Transactions on Cryptographic Hardware and Embedded Systems

0.0 (0 ratings)
Cryptography
29 views

Explore IACR Transactions on Cryptographic Hardware and Embedded Systems. Cutting-edge research on secure computing, implementation, attacks, and countermeasures in hardware.

IACR Transactions on Cryptographic Hardware and Embedded Systems Cover

Articles in this Journal

aLEAKator: HDL Mixed-Domain Simulation for Masked Hardware & Software Formal Verification

Verifying the security of masked hardware and software implementations, under advanced leakage models, remains a significant challenge, especially when accounting for glitches, transitions and CPU micro-architectural specifics. Existing ve...

View Full Research
High-Performance SIMD Software for Spielman Codes in Zero-Knowledge Proofs

We present the first high-performance SIMD software implementation of Spielman codes for their use in polynomial commitment schemes and zero-knowledge proofs. Spielman codes, as used in the Brakedown framework, are attractive alternatives...

View Full Research
Memory Optimizations of Wagner’s Algorithm with Applications to Equihash

The Generalized Birthday Problem (GBP) serves as a cornerstone for a broad spectrum of cryptanalytic research. The classical solution, Wagner’s k-tree algorithm (CRYPTO’02), is characterized by inherently high memory complexity. Subsequent...

View Full Research
TSM+ and OTSM

Among the countermeasures against side-channel analysis attacks, masking offers formal security guarantees and composability, yet remains challenging to implement efficiently in hardware due to physical defaults like glitches and transitio...

View Full Research
A Framework for designing High-Order Side-Channel Protected Hardware Implementations of ML-KEM

ML-KEM (formerly Kyber) has recently been adopted as FIPS 203 in the NIST Post-Quantum Cryptography standardization process. While existing hardware implementations primarily optimize for performance, they often lack protections against si...

View Full Research
AVX2 Implementation of QR-UOV for Modern x86 Processors

QR-UOV is a multivariate signature scheme selected as one of the candidates in the second round of the NIST PQC Additional Digital Signatures process. This paper presents software acceleration methods for QR-UOV optimized for modern x86 ar...

View Full Research
TWFalcon: Triple-Word Arithmetic for Falcon

The post-quantum signature scheme Falcon is an attractive scheme for constrained devices due to its compactness and verification performance. However, it relies on floating-point arithmetic for signature generation, which - alongside physi...

View Full Research
Lightweight PQ KEM and Hybrid MQTT Protocol for 8-bit AVR Sensor Nodes

Most PQC schemes remain too resource-intensive for ultra-constrained 8-bit AVR wireless sensor nodes. In this work, we present a comprehensive approach to practical lightweight PQC for such devices, covering scheme design, implementation o...

View Full Research
Optimized Implementations of Keccak, Kyber, and Dilithium on the MSP430 Microcontroller

Post-Quantum cryptography (PQC) typically requires more memory and computational power than conventional public-key cryptography. Until now, most active research in PQC optimization for embedded devices has focused on 32-bit and 64-bit ARM...

View Full Research
Improving ML-KEM and ML-DSA on OpenTitan

This work improves upon the instruction set extension proposed in the paper “Towards ML-KEM and ML-DSA on OpenTitan”, in short OTBNTW, for OpenTitan’s big number coprocessor OTBN. OTBNTW introduces a dedicated vector instruction for prime-...

View Full Research
Accelerating HQC with Additive FFT

This paper presents an accelerated implementation of the Hamming Quasi-Cyclic (HQC) key encapsulation mechanism by leveraging additive Fast Fourier Transform (FFT) for polynomial multiplication (polymuls). A common challenge when applying...

View Full Research
A Tool for Lightweight (AND, XOR) Implementations of Large-Degree S-boxes

We propose a new ad hoc automatic tool to look for lightweight implementations of non-linear functions on up to 7 variables. This tool is mainly aimed at finding implementations of arbitrary cryptographic S-boxes, with the goal of enabling...

View Full Research
Lightening CROSS: Memory Optimized Implementations of CROSS

Digital signature schemes derived from non-interactive zero-knowledge (NIZK) proofs are rapidly gaining prominence within post-quantum cryptography. CROSS is a promising new code-based post-quantum digital signature scheme based on the NIZ...

View Full Research
When Masking Multiplication Isn’t Enough: Exploiting Floating-Point Leakage in Falcon’s Pre-Image Computation

In this paper, we present an improved correlation power analysis (CPA) attack on the pre-image computation of the digital signature scheme Falcon. Our attack exploits new side-channel leakage that multiplication masking schemes fail to pro...

View Full Research
NTT-PEEL: Bit Shift Side-Channel in FALCON’s Number Theoretic Transform

This work introduces a new single-trace side-channel attack against FALCON, a lattice-based post-quantum digital signature scheme recently selected for standardization by NIST. The proposed attacks exploit a new vulnerability in the in-pla...

View Full Research

Showing 1 to 15 of 19 results